Abstract: This article presents a radiation tolerant single-shot time-to-digital converter (TDC) with a resolution of 15.6 ps, fabricated in a 65 nm complementary metal oxide semiconductor (CMOS) technology. The TDC is based on a multipath pseudo differential ring oscillator with reduced phase delay, without the need for calibration or interpolation. The ring oscillator is placed inside a Phase Locked Loop (PLL) to compensate for Process, Voltage and Temperature (PVT) variations-and variations due to ionizing radiation. Measurements to evaluate the performance of the TDC in terms of the total ionizing dose (TID) were done. Two different samples were irradiated up to a dose of 2.2 MGy SiO 2 while still maintaining a resolution of 15.6 ps. The TDC has a differential non-linearity (DNL) and integral non-linearity (INL) of 0.22 LSB rms and 0.34 LSB rms respectively.
Introduction
Complementary metal oxide semiconductor (CMOS) technology scaling comes with a rapid decrease of supply voltages. Circuits which use voltage domain signal processing become less suitable in these scaled technology nodes, because of the inherent decrease in dynamic voltage range. Therefore, processing signals in the time domain becomes more interesting since their performance enhances due to reduced time-delays in the circuits [1, 2] . In this article, the design, simulation and measurement of a radiation hardened single shot time-to-digital converter (TDC) is discussed.
TDCs can be compared to analog-to-digital converters (ADCs) as they digitize analog time differences instead of analog voltage differences. Several applications require precise time measurements. For example time-of-flight (TOF) measurements or particle tracking in high energy physics, where the precision of distance measurements is related to the resolution of the TDC. Also inside other circuits like frequency synthesizers [3] , clock generators, clock data recovery circuits (CDRs), time-domain ADCs [4] and jitter measurement circuits [5] . In these applications, the TDC is a critical component to the overall performance of the circuit. This requirement leads to the need for high-performance TDCs with a small quantization delay, low noise, large sampling speed and high linearity. The main challenge in the design of a TDC is to overcome the minimum gate-delay of the technology, this is needed to increase the resolution of the TDC. Commonly used methods to obtain sub-gate-delay resolution are, the Vernier architecture [6] , (passive or active) interpolation [7] and the parallel TDC [8] . The problem with these techniques is the matching of the delay-cells and the lack of self-calibration, which is used in delay-locked-loop (DLL) based delay lines [9, 10] . Other commonly used techniques are based on oversampling and noise shaping. For example, ∆ Σ TDCs [11, 12] , which require high-performance analog circuitries, gated ring oscilator (GRO) based TDCs [13] and switched ring oscillator (SRO) based TDCs [14] . Where the SRO architecture can achieve a larger oversampling
Proposed TDC Architecture
The design presented in this paper is based on a second-order phase locked loop (PLL) with a ring oscillator as voltage controlled oscillator (VCO). Figure 1 shows the VCO which consists of 64 delay cells, based on pseudo differential delay cells [16] . The PLL is locked to a reference clock of 125 MHz with a multiplication factor of 8. The VCO thus runs at a stable frequency of 1 GHz, which leads to a period of 1 ns for the fine detection range. Therefore, once the PLL is locked the average static delay of the delay cells is 15.6 ps. The PLL feedback loop is used to ensure that the TDC is robust against process, voltage and temperature (PVT) variations, and additionally to variations due to ionizing radiation. Ionizing radiation, more specificaly the total ionizing dose (TID), influences the devices by changing the threshold voltage (V T ) and degrading the mobility, due to trapped charges in the devices [17] . This change in V T and mobility will decrease the current consumption of the circuit which leads to decreased performance [18] . In the case of the VCO, the oscillation frequency would decrease. Nevertheless, the PLL will compensate the degradation of the free running oscillation frequency of the VCO with increasing dose to keep the divided output frequency equal to the 125 MHz reference. The TDC functionality is accomplished by having two sample channels, which sample the state of the VCO independently, these two channels correspond to the respective START and STOP input events. To further increase the dynamic range of the TDC a digital circuit is implemented which contains two counters of 12-bit (one for every channel), which extends the total dynamic range of the TDC to 4 µs. The divided feedback clock for the PLL is generated inside this digital circuit to save power. The entire digital block is designed with enclosed layout transistors (ELT) and synthesized with triple modular redundancy (TMR) to improve the resistance against total ionizing dose (TID) and single event effects (SEE) respectively. The entire chip can be configured digitally and read out, which reduces the number of pins drastically.
Circuit Implementation
The full TDC consisted of multiple parts: (1) ring oscillator based VCO, (2) phase-frequency detector, (3) charge pump, (4) loop filter, (5) two channels of C 2 MOS sampling flip-flops (FF) and a (6) digital control block. In this section, some of these blocks and the implementation will be discussed separately.
VCO
The VCO used in this chip was based on a ring oscillator. The analog tuning of the delay element (DE) was done by changing the gate voltage of the P-type metal-oxide-semiconductor (PMOS) pair M5, M8 (Vc node) which changed the delay of the cell by limiting the current on the rising edge of the DE. The control voltage is inversely proportional to the delay of the DE and can tune the ring oscillator from 600 MHz up to 1.5 GHz. This voltage was controlled by the charge pump (CP) through the loop filter (LF). To reduce the gate delay of the DE, this implementation, has an extra feedforward input to cascade the DE's using the multipath approach [13] , shown in Figure 2 . For this ring oscillator, feedforward was foreseen to the third subsequent stage. This made the DE in this oscillator work 2.5 times faster than a ring oscillator without feedforward. Every increase in feedforward stage resulted in a gain of speed as shown in Figure 3 . Nevertheless, this implies a serious layout restriction on the amount of stages to connect the feedforward path since routing complexity will increase drastically. Therefore, the feedforward path is only connected to three stages further. The layout of the cell is shown in Figure 4a . The pseudo differential property of the DE helps to have a signal with large voltage swings and steep edges. This decreased the effect of jitter and leads to cleaner sampling of the sense flip-flops (S-FF). The downside of this type of DE was the larger power consumption due to the feedforward path. It can be seen in Figure 3 that increasing the number of stages of the feedforward path, leads to an overall increase of the power consumption of the ring oscillator. This is because the feedforward devices M2 and M3 are drawing current for a longer time before the primairy path (M1, M4) is turned on. By using 64 stages of the DE as shown in Figure 1 , the ring oscillator can easily achieve a frequency of 1 GHz, with a phase noise of −114.3 dBc at 1 MHz shown in Figure 5 . The Figure of merit (FOM) is 161.45 dB and did not change with increasing number of feedforward stages. The oscillator had 64 phases which results in a raw resolution of 15.6 ps. The entire ring oscillator was designed with enclosed layout transistors (ELT). This type of transistor has been proven to be more robust against TID effects up to a dose of 10 MGy [19] . ELTs were designed with an enclosed (circular) gate around the drain (Figure 4b ). With this technique, the effects of charges captured in the STI were mitigated [20] . A practical restriction of using ELTs was the minimum gate width, which was larger compared to standard transistors because of the physical limitation of the drain contacts, by technology process rules. This also increased the power consumption of the cells. 
Sampling Circuit
The VCO is sampled by two registers of Sense Flip-Flops (S-FF) to quantize the phase of the ring oscillator. The S-FF is designed using the C 2 MOS technique and is implemented in a pseudo differential way. As described in [22] , flip flops contribute significantly in the performance of the TDC due to the influence of the metastability of the flip flop. The closer the changing input comes to the sampling event, the larger the propagation time. This can lead to bubble forming in the digital code [23] . Therefore, it is necessary to keep the metastable sampling window well below the raw resolution of the TDC. The designed S-FF shown in Figure 6 , is therefore used in this design. The circuit consists of two master-slave edge-triggered flip-flops which are used in a pseudo differential way with inverted cross connections to ensure the static behaviour of the S-FF. 
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Digital Control Block
The digital back-end is a fully synthesized logic block which contains the counters to extend the dynamic range beyond the measurement intervals from the ring oscillator which is limited to 1 ns in this design. The digital core is a high-speed digital design which runs at 1 GHz clock speed and is fully triple modular redundant (TMR). This speed is on the edge of commercial 65 nm CMOS ELT cell libraries.
The readout logic saved the 32 bit circular thermometric data from both channels to be read out by the user to further decode the data off-line. The counters, to extend the dynamic range however, required some special attention. One 12 bit, TMR binary counter runs at the 1 GHz input clock coming form the VCO. This counter was incremented on the rising edge of the clock and the value of the counter is sampled by the start-or stop-signal. However, as shown in Figure 7 , the output of this counter (C1) was unstable for a period of time after the rising edge of the input clock. This was due to the toggling of the logic. Firstly, if the start-or stop-signals sampled the value when the counter was unstable, the registers can become metastable. Secondly, due to an unknown delay in the registers and mismatch in the clock tree, the time for which C1 was still stable before it toggles was not exactly known. For these two reasons, it was expected that C1 is invalid from the clock edge until it has toggled and is fully stable. To overcome this issue, a second 12 bit register saved the C1 data upon the falling edge of the input clock such that this data is stable when C1 is unstable. Therefore either C1 or C2 will always contain a valid counter value. The selection of either C1 or C2, was based on the decoded 6 bit word coming from the sample registers. The MSB value of the decoded 6 bit word determined the phase of the start-or stop-signal relative to the VCO clock and can determine which counter is stable. For example, if the start signal occurred in the first half period of the VCO clock, the MSB of the fine code will be zero and C2 will be selected. Note that the counter should be constrained such that C1 was stable before half of the clock cycle, which places a constraint of 500 ps in this design. Concerning digital timing, it becomes challenging to meet the timing in the design, especially with respect to TID effects for which an additional timing overhead of 30% is included. The decoding in this design is done in an off-line way. The decoder accepts 32 bits from the start-and stop-register and should find the location on which a 1 to 0 transition occurs in the bit sequence. To overcome SEU errors and single bubbles, a "100" sequence was used to decode the raw TDC data. Finally, after the correct counter value has been selected, both 12 bit and 6 bit words were concatenated and a full time measurement with a dynamic range of 4 µs can be performed. 
Measurement Results
The TDC prototype was manufactured in 65 nm CMOS technology, with a die size of 0.6 × 0.52 mm 2 . The macro picture is shown in Figure 8 . To compare the performance of the chip before and after irradiation, the static INL and DNL were measured by performing a code density test, using a random hit generator which runs completely uncorrelated to the reference clock of the TDC [23] . The measured DNL and INL are shown in Figure 9 and are bound between −0.42/+0.47 LSB and −0.71/+0.30 LSB, respectively. To test the performance of the TDC in terms of TID sensitivity, the TDC was placed under an X-ray beam coming from a 50 keV, 35 mA W-tube from Seifert ( Figure 10 ). This resulted in a dose-rate of 54 kGy/h (SiO 2 ). During irradiation, a measurement of the TDC was conducted automatically every five minutes. In this case, there is no interruption of the irradiation which leads to a more precise measurement and more measurement points over time. Two samples were tested, both irradiated up to a dose of 2.5 MGy. During irradiation multiple measurements have been conducted, up to the point where the samples stopped working. Both measured samples only degraded 16% during the complete test. This results in a decreased VCO frequency from 1.5 GHz to 1.25 GHz, which is still more than the targeted frequency of 1 GHz. Therefore, the frequency degradation of the VCO is not the main cause of failing to lock to the phase of the reference signal.
In the second measurement, shown in Figure 12a , the in lock frequency of the PLL was measured. Here, a clear point of failure can be seen for both samples. The first sample reached a dose of 2.17 MGy and the second sample reached a dose of 2.52 MGy. The reason for the loss of lock was originating from the charge pump (CP) controlling the VCO through the loop filter. Although, the CP was designed to initialy deliver an equal up and down current, this also degrades under the influence of ionizing radiation. Known from [24] , that PMOS devices degrade more compared to NMOS devices, the CP up and down current drift apart and becomes unbalanced. This combined with a decreasing set point for the VCO due to the decreasing oscillation frequency of the VCO causes the CP and LF to fail delivering the correct control voltage and therefore not able to lock to 1 GHz. Figure 12b , shows the measured current of the TDC while in a locked state. It can be seen that the overall current increased with dose, up to the point where the samples stopped working. To solve the issue of the unbalanced CP, a feedback loop can be implemented. This loop compensates one current source to be equal to the other. Previous measurements gave an insight in the functional performance of the control loop and showed the point where it fails. The non-linearity of the TDC also gives a clear view of the performance of the TDC. In Figure 9 , the INL and DNL of the TDC before irradiation are shown. During irradiation it is clear from Figure 13 that the DNL bounds are expanding with increasing dose. This was as expected since the mismatch between CMOS devices increased with dose [25] . The limit of the DNL error that indicates if the TDC is still performing sufficiently, is ±1 LSB. Beyond this point, missing codes can occur. For the measurement shown in Figure 13 , this is up 2.2 MGy.
The performance of the proposed TDC is summarized and compared with the state-of-the-art TDCs in Table 1 . The proposed TDC achieves the largest dynamic range and has a proven radiation tolerance of 2.2 MGy. Table 2 compares application related publication which report a radiation tolerance. 
Conclusions
This work presents the evaluation of a single-shot TDC in terms of TID. The TDC has a measured resolution of 15.6 ps with a DNL and INL of 0.22 LSB rms and 0.34 LSB rms respectively. Two samples were irradiated and are able to reach a dose of 2.2 MGy before failing to meet specification due to an increased non-linearity error, originating from the increased mismatch in the sampling circuit. The reason for losing the locked state, was found to be originating from the difference in current drift between the up and down currents in the CP. The TDC was fabricated in 65 nm CMOS technology with an active area of 0.312 mm 2 .
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